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The electrical and interfacial properties of metal-high-k oxide-semiconductor
field effect transistors with CeO2/HfO2 laminated gate dielectrics
Ingram Yin-ku Chang, Chun-Heng Chen, Fu-Chien Chiu, and Joseph Ya-min Leea
Department of Electronics Engineering and Institute of Electronics Engineering, National Tsing-Hua
University, Hsinchu 30013, Taiwan, Republic of China
Received 6 September 2007; accepted 14 October 2007; published online 16 November 2007
Metal-oxide-semiconductor field-effect transistors with CeO2/HfO2 laminated gate dielectrics were
fabricated. The transistors have a subthreshold slope of 74.9 mV/decade. The interfacial properties
were measured using gated diodes. The surface state density Dit was 9.781011 cm−2 eV−1. The
surface-recombination velocity s0 and the minority carrier lifetime in the field-induced depletion
region 0,FIJ measured from the gated diode were about 6.11103 cm/s and 1.810−8 s,
respectively. The effective capture cross section of surface state s extracted using the
subthreshold-swing measurement and the gated diode was about 7.6910−15 cm2. The effective
electron mobility of CeO2/HfO2 laminated gated transistors was determined to be 212 cm2/V s.
© 2007 American Institute of Physics. DOI: 10.1063/1.2805218
Recently, high-k dielectrics have attracted great atten-
tion. Hafnium oxide HfO2 and cerium oxide CeO2 are
potential candidates for these applications. HfO2 which has
high dielectric constant 21–30, large energy band gap
5.8 eV, and high thermal stability, has received major at-
tention as dielectric.1–5 Another promising candidate is CeO2
which has high dielectric constant 20–26, large energy
band gap 5.5 eV, and very low lattice mismatch 0.35%
with silicon.6–9 The very low lattice mismatch of CeO2/Si
interface is of great help in improving the interface proper-
ties of the high-k devices for future very large scale integra-
tion applications. In the literature, Nishikawa et al.10 showed
that a leakage current density at electrical field of 5 MV/cm
for the CeO2 metal-insulator-semiconductor capacitors was
about 1 A/cm2. Karakaya et al.11 reported that the low fixed-
charge density Qf was 41012 cm−2 and the low leakage
current density Jg at VFB−1 V was 1.910−7 A/cm2 for
the laminated CeO2–HfO2 gate dielectrics. However, some
of the laminated high-k /Si interface properties such as the
effective capture cross section and the surface-recombination
velocity have not been fully addressed.
In this work, n-channel metal-oxide-semiconductor
field-effect transistors nMOSFETs with CeO2/HfO2 lami-
nated gate dielectrics were fabricated. Electrical measure-
ments performed using Al/HfO2/CeO2/ p-Si structures.
The subthreshold-swing measurement12 and gated diode
measurement13,14 were utilized to analyze the high-k /Si in-
terfacial characteristics.
p-type, 100 orientation, 4 in. diameter silicon wafers
were used as the starting substrates. The source and drain
were defined by wet etching using hard mask SiO2 and
doped by phosphorous diffusion. After source/drain defini-
tions, the CeO2–HfO2 laminated gate dielectrics were depos-
ited by rf magnetron sputtering. The source and drain
contacts were wet etched using buffered oxide etch. The
postdeposition annealing was performed at 400 °C in N2
ambient for 60 s. Finally, the aluminum Al electrodes were
deposited and postmetallization annealing was performed at
400 °C in N2 ambient for 3 min. The capacitance-voltage
and the current-voltage measurements were performed using
a high-frequency C-V / I-V meter Megabytek MI494 and
Keithley 236, respectively. The thickness, refractive index,
and energy band gap of high-k dielectric films were mea-
sured using an n&k analyzer model 1200.
Figure 1 shows the IDS-VDS characteristics of
nMOSFETs with CeO2/HfO2 laminated gate dielectrics. The
inset of Fig. 1 shows the high-frequency 1 MHz C-V curve
of CeO2/HfO2 laminated MOS capacitor annealed at 400 °C
in nitrogen for 60 s. Figure 2 shows the IDS-VGS characteris-
tics of nMOSFETs with CeO2/HfO2 laminated gate dielec-
trics. The subthreshold swing St is given by as12
St = 2.3kTq 1 + CD + CitCox  , 1
where k is Boltzmann’s constant, T is the absolute tempera-
ture, CD is the depletion-layer capacitance, Cit is the capaci-
tance of the interface traps, and Cox is the capacitance of the
oxide. The subthreshold slope determined from the IDS-VGS
curve is 74.9 mV/decade. The density of interface traps Dit
per area and energy is 9.781011 cm−2 eV−1. The inset of
Fig. 2 shows that the electron mobility of MOSFETs with
aElectronic mail: ymlee@ee.nthu.edu.tw
FIG. 1. The IDS-VDS characteristics of nMOSFETs with CeO2/HfO2 lami-
nated gate dielectrics at various gate voltages VGS. The inset shows the
high-frequency 1 MHz C-V curve of CeO2/HfO2 laminated MOS capaci-
tor annealed at 400 °C in nitrogen for 60 s.
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CeO2/HfO2 laminated gate dielectrics is about 212 cm2/V s.
About the laminated high-k /Si interface properties,
the gated diodes were used to measure the surface-
recombination velocity s0, the minority carrier lifetime in
the field-induced depletion region 0,FIJ, and the effective
capture cross section of surface state s. The inset of Fig. 3
shows the setup of the gated diode measurement and the
three distinct regions of IR-VG measurements. The drain is
reverse biased with respect to the substrate VR=VDB. When
the gate voltage VG is less than the flatband voltage VFB,
the high-k /Si interface is in the accumulation mode and
the reverse diode current IR is due to the generation-
recombination G-R centers in the depletion region of the
metallurgical junction Igen,MJ. When VFBVGVT threshold
voltage, the field-induced junction is depleted and the abrupt
increase of the reverse current originates from the generation
of the electron-hole pairs at the generation-recombination
centers of the field-induced junction depletion region
Igen,FIJ and the surface region Igen,s. At VTVG, the field-
induced region is in the inversion and the reverse current is
reduced by filling the interface states with the minority car-
riers. Figure 3 shows the IR-VG gated diode characteristics of
the MOSFETs with CeO2/HfO2 laminated gate dielectrics.
The equations of the gated diode are written as13,15–18
Igen,MJ = qUMJAMJW , 2
Igen,s =
qniAgs0
2
, 3
Igen,FIJ = qUFIJAgWd,max =
qniAgWd,max
20,FIJ
, 4
s0 = sthNit = sthkTDit , 5
W =	2Si
q
Vbi + VR 1NA + 1ND , 6
Wd,max =	2SiqNA 2F + VR , 7
where UMJ and UFIJ are G-R rates of the carriers per unit
volume in the depletion region of the metallurgical junction
and in that of the field-induced junction, respectively, AMJ
and Ag are the areas of the metallurgical junction and the
gate, respectively; ni=1.451010 cm−3 is the intrinsic carrier
concentration of Si, W is the width of the depletion region of
the metallurgical junction, Wd,max is the maximum width of
the surface depletion region, 0,FIJ is the minority carrier life-
time in the depletion region of the field-induced junction, s0
is the surface-recombination velocity, s is the effective cap-
ture cross section, vth=107 cm/s is the thermal velocity, Nit
is the density of the single-level surface G-R centers per unit
TABLE I. A comparison of the experimental results of gated diodes with SiO2, high-k gate dielectrics, and CeO2/HfO2 laminated this work gate dielectrics.
The VR for CeO2/HfO2 laminated gated diodes is 3 V.
Gate
dielectrics
Igen,MJ
A/cm2
Igen,s
A/cm2
Igen,FU
A/cm2
s0
cm/s
s
cm2
Nit
cm−2
Dit
cm−2 eV−1
0,FIJ
s
SiO2a 10−4 10−8 
1.110−4 5 110−16 5109 51010 10−5
Ta2O5b 6.0310−2 9.310−5 410−4 780 ¯ ¯ 9.51012 310−6
HfO2c ¯ 3.1710−6 ¯ 2728 1.610−15 1.71011 ¯ 1.6310−8
ZrO2d 1.310−6 4.110−6 5.710−6 3.5103 5.810−16 6.01011 7.41012 2.610−6
CeO2/HfO2
This work 1.410−5 7.110−6 510−6 6.11103 7.6910−15 7.951010 9.781011 1.810−8
aReferences 12 and 18.
bReference 19.
cReference 20.
dReference 21.
FIG. 2. The IDS-VGS characteristics of nMOSFETs with CeO2/HfO2 lami-
nated gate dielectrics at VDS=0.1 V. The inset shows the electron mobility
of MOSFETs with CeO2/HfO2 laminated gate dielectrics.
FIG. 3. The reverse diode current IR of the gated diode with CeO2/HfO2
laminated gate dielectrics is plotted as a function of gate voltage VG at
various reverse biases VR. The inset shows the effect of the depletion region
on the reverse current IR at various gate voltages VG with a fixed reverse bias
VR.
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area, Dit is the density of uniformly distributed surface G-R
centers per unit area and energy, Vbi is the built-in potential
of the p-n junction, and F is the quasi-Fermi potential of the
majority carriers in the substrate.
In this work, the effective capture cross section s and
the density of interface state per area Nit are determined to
be about 7.6910−15 cm2 and 7.951010 cm−2, respec-
tively. The minority carrier lifetime in the field-induced junc-
tion depletion region 0,FIJ determined by the gated diode
measurement is about 1.810−8 s. The s0 is about 6.11
103 cm/s at VR=3 V. Table I summarizes a comparison of
the experimental results of gated diodes with SiO2,12,13,18
Ta2O5,19 HfO2,20 and ZrO2 Ref. 21 extracted by the same
method. The results show that the Dit and Nit values with
CeO2/HfO2 laminated gate dielectrics are the lowest in com-
parison with other high-k gated diodes. The reason of the low
Dit and Nit is due to the very low lattice mismatch of the
CeO2/Si interface. The effective capture cross section s at
the laminated high-k /Si interface is about two orders of mag-
nitude larger than that of the SiO2/Si interface.
In summary, nMOSFETs with CeO2/HfO2 laminated
gate dielectrics were fabricated. The surface-recombination
velocity s0, effective capture cross section s, and inter-
face trap density per area Nit were characterized. The ex-
perimental results show that Dit and Nit of nMOSFETs with
CeO2/HfO2 laminated gate dielectrics are the lowest in com-
parison with other high-k gated diodes. The reason of this
low Dit and Nit values with CeO2/HfO2 laminated gate di-
electrics is attributed to the very low lattice mismatch of
CeO2/Si interface. The effective capture cross section s at
the laminated high-k /Si interface is about two orders of mag-
nitude larger than that of the SiO2/Si interface.
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